

LF15V/A

Schematics Document


<https://vinafix.com>

BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size A3	Document Number LF15V		Rev -1
Date: Monday, July 14, 2014	Sheet 1	of 102	

LF15V/A Board Block Diagram

Project code : 4PD00W010001
PCB P/N : 13286



CHARGER	
BQ24715	44
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC	
TPS51225	45
INPUTS	OUTPUTS
DCBATOUT	5V_Charger
	3D3V_S5
CPU DC/DC	
TPS51622	46-47
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
SY58208A	48
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC	
RT8207	49
INPUTS	OUTPUTS
DCBATOUT	1D35V_S3
SYSTEM DC/DC	
INPUTS	OUTPUTS
SYSTEM DC/DC	
RT9025	51
INPUTS	OUTPUTS
DCBATOUT	1D5V_S0
RT8812A	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
Switches	
INPUTS	OUTPUTS
3D3V_S0	3D3V_VGA_S0
1D35V_S0	1D35V_VGA_S0
1D05V_VTT	1D05V_VGA_S0
PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Block Diagram	
Size	Document Number
Custom	LF15V
Date:	Monday, July 14, 2014
Sheet	2 of 102
Rev	-1

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,.....

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic

LF15V Page Arrangement


Page	Substance	Page	Substance	Page	Substance
1	Cover	35	USB2.0/3.0Port(TCC5021)	69	(Reserved)Thunderbolt(2/5)
2	Board Block Diagram	36	Power Plane Enable&SEQUENCE(TPS22966)	70	(Reserved)Thunderbolt(3/5)
3	Page Arrangement	37	ADAPTER OCP /S3 reduction	71	(Reserved)Thunderbolt(4/5)
4	CPU (THERMAL/CLOCK/PM)(CPU1B)	38	(Reserved)(G5244)	72	(Reserved)Thunderbolt(5/5)
5	CPU (DDR)(CPU1C,CPU1D)	39	(Reserved)1D95M	73	GPU(PEG)(GPU1A)
6	CPU (CFG)(CPU1S)	40	(Reserved)Connected Standby1	74	GPU(DIGITALOUT)(GPU1G/GPU1H/GPU1I/GPU1J/GPU1K)
7	CPU (VCC_CORE)(CPU1L)	41	(Reserved)Connected Standby2	75	GPU(VRAM I/F)(GPU1B)
8	CPU (DDI/EDP)(CPU1A)	42	DCIN JACK	76	GPU(GPIO/STRAP)(GPU1L/GPU1M/GPU1N)
9	CPU (VSS)(CPU1P)	43	BATT CONN	77	GPU(POWER/GND)(GPU1C/GPU1D/GPU1E/GPU1F)
10	CPU (Power CAP1)	44	CHARGER BQ24715(LM393)(BQ24715)	78	GPU-VRAM1.2(1/4)(VRAM1/VRAM2)
11	CPU(Power CAP2)	45	TPS51275_5V/3D3V(TPS51275)	79	GPU-VRAM3.4(2/4)(VRAM3/VRAM4)
12	DDR3-SODIMM1	46	TPS51622 CPUCORE(1/2)(TPS51622)	80	GPU-VRAM5.6(3/4)(VRAM5/VRAM6)
13	DDR3-SODIMM2	47	TPS51622 CPUCORE(2/2)(CSD97374)	81	GPU-VRAM7.8(4/4)(VRAM7/VRAM8)
14	(Reserved)SODIMM SODIMM4	48	DC to DC_1D05V (SY8208)	82	RT8812A_VGA_CORE(FDMS3600)
15	CPU(EDP SIDEBAND/GPIO/DDI)(CPU1I)	49	DC to DC_RT8207(VDDQ_VTT)(RT8207)	83	DISCRETE_VGA_POWER(AO4494)(TPS22966)
16	CPU(PCI/USB)(CPU1K)(USB2.0/3.0 Table)	50	(Reserved)1D8V_S0	84	Switchable GFX LCD(1/2)
17	CPU(DMI/FDI/PM)(CPU1H)	51	DC to DC_1D5V_S0_RT9025(RT9025)	85	(Reserved)Switchable GFX LCD(2/2)
18	CPU (PCI-E/SMBUS/CLOCK/CL)(CPU1F/CPU1G)	52	LCD Connector(SY6288)	86	UNUSED PARTS/EMI Capacitors
19	CPU(RTC/LPC/SATA/HDA)(CPU1E)	53	(Reserved)CRT Board Connector	87	(Reserved)NFC
20	CPU(GPIO/MISC)(CPU1J)	54	HDMI Level Shifter/Connector	88	(Reserved)TPM
21	CPU(POWER1)(CPU1M)(SLG59M)	55	(Reserved)TRAVIS	89	(Reserved)Finger Print
22	CPU(RSVD)(CPU1Q/CPU1R)	56	HDD/NGFF SSD	90	(Reserved)Express Card
23	CPU(VSS)(CPU1N/CPU1O)	57	(Reserved)E-SATA	91	(Reserved)Smart Card Socket
24	KBC_NPCE985P(NPCE285G)	58	NGFF WLAN(NGFF75P)	92	(Reserved)Switchable GFX eDP
25	Flash(KBC+PCH)/RTC(W25Q64)	59	NGFF SATA(NGFF75P)	93	(Reserved)Bottom Docking
26	Thermal 7718/Fan Controllor P2793(NCT7718W)(LMV331)	60	(Reserved)mSATA Connector	94	(Reserved)Inter LAN WG1217LM
27	Audio_Codec_ALC233	61	LED Bard/Power Button	95	(Reserved)LAN Switch
28	Audio_Codec_ALC233(Reserved)	62	Key Board/Touch Pad	96	(Reserved)PCH XDP
29	MIC/SPEAKER/AUDIO JACK	63	IO Board Connector(TPS2064)(SY6288)	97	(Reserved)table of content
30	LAN RTL8111GUL_RTL8106EUL	64	Hall Sensor	98	(Reserved)Change History
31	LAN_CONNECTOR	65	Debug connector	99	Power Sequence
32	(Reserved)CARD READER	66	(Reserved)(Blanking)SENSOR HUB	100	Power Block Diagram
33	(Reserved)CARD Reader	67	G Sensor(LIS34)	101	SMBUS BLOCK DIAGRAM(PCH/KBC)
34	USB2.0(SY6288)	68	(Reserved)Thunderbolt(1/5)	102	THERMAL/AUDIO BLOCK DIAGRAM(THERMAL/Aduio)

BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number LF15V		Rev -1
Date:	Monday, July 14, 2014	Sheet 3 of	102

SSID = CPU

eDP_Enable	1:Disable
CFG4	0:Enable



Signal Name	Description	Direction/Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none">• CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes.• PCI Express® Static x16 Lane Numbering Reversal.—• CFG[4]: eDP enable<ul style="list-style-type: none">— 1 = Disabled— 0 = Enabled• [19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands.	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	-
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	
continued...		



<https://vinafix.com>

Vinafix.com

7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD_TP – these signals should be routed to a test point
- RSVD_NCTF – these signals are non-critical to function and may be left unconnected


BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (CFG)			
Size Custom	Document Number		Rev
	LF15V		-1
Date:	Thursday, October 30, 2014	Sheet 6 of	102

SSID = CPU

SA_delete R716

SA delete R702 ; R708 ;R709




BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (VCC CORE)			
Size A3	Document Number	Rev	
	LF15V	-1	
Date:	Monday, July 28, 2014	Sheet	7 of 102

SSID = CPU

Vinafix.com



SSID = CPU



BOM1


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
-------	--


CPU (VSS)

Size A3	Document Number LE15V	Rev -1
------------	---------------------------------	------------------



Date: Monday, July 28, 2014 Sheet 9 of 102




For Intel Recommend EE Part



<https://vinafix.com>



For Intel Recommend EE Part








For EMC Recommend




BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU (Power CAP1)	
Size	Document Number
A4	LF15V
Date	Thursday, October 30, 2014
Sheet	10 of 102
Rev	-1

MAX: 1.92A




MAX: 0.285A




MAX: 3.51A


C1144;C1112
放置 pin AE9



C1110 放置 pin J11
C1134 C1141 放置 pin J11, AE8



C1122;C1123;C1124
放置 pin AA21



BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (Power CAP2)		
Size	Document Number	Rev
Custom	LF15V	-1
Date:	Thursday, October 30, 2014	Sheet 11 of 102

<https://vinafix.com>

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
(Reserved) SODIMM SODIMM4		
Size	Document Number	Rev
A4	LF15V	-1
Date: Monday, July 14, 2014		Sheet 14 of 102



<https://vinafix.com>

Wait Test new eDP_HPDCPU method
(Simulation HPD signal)
Reduce Cable Pin

BOM1

SSID = PCH

USB2.0 Table

Pair	Device
0	USB3.0 Port 1 (USB_OC#0)
1	USB2.0 Port 2 (with Debug Function) (USB_OC#1)
2	NC
3	Camera
4	USB2.0 Port 4 (USB_OC#2)
5	WLAN(Bluetooth)
6	NC
7	Panel Touch

USB3.0 Table


Pair	Device
1	USB3.0 Charger Port 1
2	Reserved
3	Reserved
4	USB3.0 Card Reader Port 2

USB3.0 SKT

PCIE Table

Pair	Device
1	Reserved
2	Reserved
3	WLAN
4	LAN
5	GPU
6	Reserved

USB3.0 Card Reader



71.HASWE.G0U

Need Test if not Stuff

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (PCI/USB)			
Size	Document Number		Rev
A3	LF15V		-1
Date:	Thursday, October 30, 2014	Sheet	16 of 102







SSID = PCH

Follow Intel CRB




Bit	Description
31:3	Reserved
2	WAKE# Pin Deep Sx Enable (WAKE_PIN_DSX_EN) - R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case). When this bit is '0': <ul style="list-style-type: none">Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time.Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled. NOTE: Deep Sx disabled configuration must leave this bit at '0'.


DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



SSID = PCH



SSID = PCH



Vinafix.com

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (RTC/LPC/SATA/HDA)	
Date: Thursday, October 30, 2014	Sheet 18 of 102

SSID = PCH

Thermal

Thermal
NCT7718: 1
Thermal VD : 0

NCT7718&TV


SKU	Fun./Location	7718/TV
SKU1,2	R2037	ASM
SKU3	R2036	ASM

SB

CPU1J

HSW_ULT_DDR3L

10 OF 19



Viber NGFF SATA---

Default:Low

DGPU_PRST#

UMA: 1

Optimus (Muxless) : 0

UMA&OPS


SKU	Fun./Location	UMA/DIS
SKU1	R2013	ASM
SKU2~5	R2014	ASM


	GPIO_MOSI_BB50_R(SSD_PWR)
PU	RESERVED
PD	SPI BUS

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CPU (GPIO/MISC)		
Size	Document Number	Rev
Custom	LF15V	-1
Date:	Thursday, October 30, 2014	Sheet 20 of 102







BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (RSVD)			
Size	Document Number	Rev	
Custom	LF15V	-1	
Date:	Monday, July 14, 2014	Sheet	22 of 102

SSID = PCH



BOM1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size

Document Number

Custom

LF15V

Rev

-1

Date: Monday, July 14, 2014

Sheet 23 of 102

D



B









```
SSID = Flash.ROM
```

SPI ROM Equal length need to less than 500mil




Test point










SSID = RBATT

SSID = RBATT



High Detect
Need to Check whether to PD in PCH Side

Connect to CPU GPIO57






<https://vinafix.com>

BOM1

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Audio Codec ALC233(Reserved)			
Size	Document Number		Rev
A2	LF15V		-1
Date	Monday, July 14, 2014		Sheet 28 of 102

INTERNAL STEREO SPEAKERS




BOM1


緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title		MIC/SPEAKER/AUDIO JACK	
Size	Custom	Document Number	Rev
Date: Thursday, October 30, 2014		LF15V	-1
Sheet 29 of 102			





10/100M/1000M Lan Transformer



1000M Lan Transformer pin define



10/100/1000 LAN surge circuit For test stuff



BOM1

緯創資通 Wistron Corporation
21F, 68, Sec.1, Hsin Ta Hsu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File LAN CONNECTOR
Size A2 Document Number LF15V Rev -1
Date: Thursday, October 30, 2014 Sheet 31 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

<https://vinafix.com>

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARD READER(Reserved)			
Size Custom	Document Number		Rev
	LF15V		-1
Date:	Monday, July 14, 2014		Sheet 32 of 102




5	4	3	2	1
D				D
C				C
B				B
A				A

<https://vinafix.com>


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CARD Reader		
Size	Document Number	Rev
A4	LF15V	-1
Date:	Monday, July 14, 2014	Sheet 33 of 102

USB2.0 Port2



Test point





BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB 2.0
Size	Document Number	Rev	-1
A3	LF15V		
Date:	Thursday, October 30, 2014	Sheet	34 of 102



USB charger




Power Sequence



Run Power








Test point



Discharge circuit

Vinafix.com






For Intel Recommend Close to DIMM


BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ADAPTER OCP / S3 reduction	
Size Custom	Document Number LF15V
Date: Monday, July 28, 2014	Rev -1
Sheet 37 of 102	



<https://vinafix.com>

BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A4	Document Number LF15V		Rev -1
Date:	Thursday, October 30, 2014	Sheet 38 of	102

<https://vinafix.com>

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichai, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D05 M			
Size	Document Number		Rev
Custom	LF15V		-1
Date:	Monday, July 14, 2014		Sheet 39 of 102

	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1

<https://vinafix.com>

BOM1

<div> <div>緯創資通</div> <div> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div> </div>	
<div> <div>Title</div> <div>Connected Standby1</div> </div>	
<div> <div>Size</div> <div>A</div> </div>	<div> <div>Document Number</div> <div>LF15V</div> </div>
<div> <div>Date: Monday, July 14, 2014</div> <div> <div>Sheet</div> <div>40</div> <div>of</div> <div>102</div> </div> <div> <div>Rev</div> <div>-1</div> </div> </div>	

	5	4	3	2	1
D					D
C					C
B					B
A					A
	5	4	3	2	1


<https://vinafix.com>

BOM1

<div> <div>緯創資通</div> <div> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div> </div>	
<div> <div>Title</div> <div>Connected Standby2</div> </div>	
<div> <div>Size</div> <div>A</div> </div>	<div> <div>Document Number</div> <div>LF15V</div> </div>
<div> <div>Date: Monday, July 14, 2014</div> <div> <div>Sheet</div> <div>41</div> <div>of</div> <div>102</div> </div> <div> <div>Rev</div> <div>-1</div> </div> </div>	

Adaptor in to generate DCBATOUT

DC Jack




Vinafix.com

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			DCIN JACK
Size	Document Number	Rev	-1
A3	LF15V		
Date:	Thursday, October 30, 2014	Sheet	42 of 102

BATTERY CONNECTOR



BOM1


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: BATT CONN			
Size: A3	Document Number:	Rev: -1	
Date: Thursday, October 30, 2014	Sheet: 43	of:	102



<Core Design>



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tsu Yiu Rd., Hsichia,
 Taipei Hsien 221, Taiwan, R.O.C.


CHARGER BQ24715		
File	Document Number	Rev
A2	LF15V	-1
Date: Thursday, October 30, 2014	Sheet 44 of 102	



<Core Design>

SSID = CPU.Regulator






<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51624 CPU CORE(2/2)		
Size	Document Number	Rev
B	LF15V	-1
Date:	Thursday, October 30, 2014	Sheet 47 of 102

SY8208D for 1D05V

Vinafix.com




<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DC to DC 1D05V(SY8208)		
Size	Document Number	Rev
A3	LF15V	-1
Date:	Thursday, October 30, 2014	Sheet 48 of 102


```
SSID = PWR.Plane.Regulator_1p2v0p6v
```



RT8207L for VDDQ




5	4	3	2	1
D				D
C				C
B				B
A				A

<https://vinafix.com>





BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
1D8V S0	
Size	Document Number
A4	LF15V
Date	Rev
Monday, July 14, 2014	-1
Sheet 50 of 102	


TLV70215 for 1D5V_S0



SSID = VIDEO




Panel BL brightness/Power En/BL En



eDP connector



eDP Device

Item	Device
1	Lid
2	G-sensor
3	DMIC
4	Panel Touch
5	Camera
6	eDP Panel



<https://vinafix.com>

Test point



Vinafix.com


<https://vinafix.com>

BOM1	
<div>緯創資通Wistron Corporation 21F, 88, Sec-1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
CRT Board Connector	
Size Custom	Document Number LF15V
Date: Monday, July 14, 2014	Rev -1
Sheet 53 of 102	





SSID = VIDEO

HDMI Passive Level Shifter




Close to HDMI Connector



HDMI DDC Passive Level Shifter




HDMI CONNECTOR



<https://vinafix.com>

BOM1

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TRAVIS			
Size	Document Number		Rev
A2	LF15V		-1
Date	Monday, July 14, 2014		Sheet 66 of 102




Vinafix.com



5	4	3	2	1
D				
C				
B				
A				

<https://vinafix.com>


BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
E-SATA		
Size A4	Document Number LF15V	Rev -1
Date: Monday, July 14, 2014	Sheet 57 of	102

SSID = Wireless




Near NGFF1



BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
NGFF SATA			
Size	Document Number	Rev	
A3	LF15V	-1	
Date:	Thursday, October 30, 2014	Sheet	59 of 102



<https://vinafix.com>

BOM1


<div>緯創資通</div>		<div>Wistron Corporation</div>			
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title					
<div><i>mSATA Connector</i></div>					
Size A4	Document Number <div>LF15V</div>		Rev <div>-1</div>		
Date:	Monday, July 14, 2014		Sheet 60 of 102		

Figure 1: Pin connections for the ATmega164P. The diagram shows two rows of pin connections. The top row shows pin 1 (AFTP610) connected to 1KBC_PWRSTN5_R and pin 2 (AFTP619) connected to ground. The bottom row shows pin 3 (AFTP601) connected to 1 SV AUX_SS, pin 4 (AFTP602) connected to 1 CC_BATFULL, pin 5 (AFTP603) connected to 1 CHARGE_LED, pin 6 (AFTP614) connected to 1 SV_SS, and pin 7 (AFTP615) connected to 1 PWRLED. The bottom row also shows pin 8 (AFTP606) connected to ground.


The diagram shows a circuit for a battery level indicator. It features a 24V DC source (DC_BATFULL) connected to a network of resistors and an op-amp (U1B03, 2N7002KDW-GP). The op-amp's non-inverting input is connected to a voltage divider consisting of R101 (SRN100KJ-6-GP) and R102 (84.2N702.A3F). The op-amp's output (pin 1) drives a green LED (LED-OW-4-GP) through a resistor R103 (84.2N702.F3F). The op-amp is configured as a voltage follower with its output connected to its inverting input (pin 2). A 3mA current source is connected to the op-amp's output. The circuit also includes a 10k resistor (R104) and a 10k resistor (R105) connected to the op-amp's input and output respectively. The op-amp is powered by a 24V supply and ground. The output of the op-amp is connected to a 24V supply through a resistor R106 (84.2N702.F3F). The circuit is labeled with various components and their values, including U1B03, 2N7002KDW-GP, R101, SRN100KJ-6-GP, R102, 84.2N702.A3F, R103, 84.2N702.F3F, R104, 10K, R105, 10K, R106, 84.2N702.F3F, and LED-OW-4-GP. The circuit is also labeled with various signals and their values, including DC_BATFULL, CHARGE_LED, and CHARGE_LED# Q.

SSID = KBC


Internal KeyBoard Connector




Keyboard Backlight CN





SSID = Touch.Pad




Item	Device
1	Audio Jack
2	USB Card Reader
3	USB2.0 Port4
4	NOVO Button



Pin	Signal	Connector Pin
1	USB_PP4	AFT6319
2	USB_PN4	AFT6320
3	KBC_NOVO_BTN#	AFT6309
4	3D3V_S0	AFT6317
5	5V_USB3_S3	AFT6318
6	Ground	AFT6316, AFTE14P-GP


[illegible]



BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<div>Hall Sensor</div>			
Size	Document Number	Rev	
A4	LF15V	-1	
Date:	Thursday, October 30, 2014	Sheet	64 of 102

Debug Connector



BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<div>Dubug connector</div>			
Size	Document Number		Rev
A4	LF15V		-1
Date:	Monday, July 28, 2014	Sheet 65 of	102

(Blanking)

<https://vinafix.com>

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SENSOR HUB

Size

A3

Document Number

LF15V

Rev

-1

Date: Monday, July 14, 2014

Sheet 66 of 102

```

Note
- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can


```

A 3D coordinate system with axes X, Y, and Z. A small circle labeled 'Pin 1 Indicator' is positioned on the Z-axis. The number '1' is also present near the indicator.

```
*CS="H"; mode="I2C"  
CS="L"; mode="SPI"
```



Vinafix.com



<https://vinafix.com>

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
<div>Thunderbolt (1/5)</div>			
Size	Document Number		Rev
Custom	LF15V		-1
Date:	Monday, July 14, 2014		Sheet 68 of 102

<https://vinafix.com>

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
Thunderbolt (2/5)			
Size	Document Number		Rev
Custom	LF15V		-1
Date:	Monday, July 14, 2014		Sheet 69 of 102

<https://vinafix.com>

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>Thunderbolt (3/5)</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>Custom</div>	<div>LF15V</div>		<div>-1</div>
<div>Date:</div>	<div>Monday, July 14, 2014</div>	<div>Sheet</div>	<div>70 of 102</div>

<https://vinafix.com>


BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
<div>Thunderbolt (4/5)</div>			
Size	Document Number		Rev
Custom	LF15V		-1
Date:	Monday, July 14, 2014		Sheet 71 of 102

5	4	3	2	1
D				
C				
B				
A				

<https://vinafix.com>

BOM1





		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Thunderbolt (5/5)		
Size A4	Document Number LF15V	Rev -1
Date: Monday, July 14, 2014	Sheet 72	of 102

M40		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsain Tai Wu Rd., Hsuehchih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU(PEG)			
Size A2	Document Number		Rev -1
LF15V			
Date:	Thursday, July 31, 2014	Sheet	73 of 102




check "EC_FB_CLAMP" is original name


GPU Strap change Res. To Parallel Res.





Data Bits 31:0 RANK 0




72.41646.00U
VRAM BOM CTRL



72.41646.00U
VRAM BOM CTRL




Data Bits 31:0 RANK 1




72.41646.00U

VRAM BOM CTRL8







72.41646.00U

VRAM BOM CTRL8





Data Bits 63:32 RANK 0




Vinafix.com

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5.6 (3/4)			
Size A2	Document Number		Rev
	LF15V		-1
Date:	Monday, July 28, 2014	Sheet 80 of	102

Data Bits 63:32 RANK 1

	Main source	2nd source
PU8202	84.00920.037	084.06970.0037
PU8204	84.00920.037	084.06970.0037
PU8203	84.00920.037	084.06970.0037
PU8205	84.00920.037	084.06970.0037





Add Config D table


Table 1. PWM-VID Spec and Component Values

PWM-VID Specification				
	Config A	Config B	Config C	Config D
Vmin	0.6	0.6	0.6	0.9
Vmax	1.2	1.2	1.2	1.15
Vboot	0.875	0.9	0.9	1.028
Voltage Step Vstep	6.25	6.25	25	12.5
Number of Voltage Levels N	96	96	20	20
PWM Frequency F _{PWM}	1.125	1.125	0.676	0.676
PWM Minimum Pulse Width T _{ON}	9.26	9.26	74	74
VID Transient Time T	<100	<100	<100	<100
Component Value				
R1 (1%)	KQ 39	20	39	27
R2 (1%)	KQ 39	20	30	7.5
R3 (1%)	KQ 1.5	2	3	0
R4 (1%)	KQ 30	18	24	6.2
R5 (1%)	KQ 1.5	0	3	1.74
C	nF 1.5	2.7	1.8	5.6

Nvidia GPU Vreg Strap Table & P/N:


GPU	N15V-GM	N15S-GT
Vreg Mode	Config D	Config B
R1 (PR8222)	64.27025.6DL	64.20025.L0L
R2 (PR8206)	64.75015.6DL	64.20025.L0L
R3 (PR8208)	63.R0034.1DL	64.20015.6DL
R4 (PR8209)	64.62015.6DL	64.18025.6DL
R5 (PR8204)	64.17415.6DL	63.R0034.1DL
C (PC8223)	78.56222.2FL	78.27224.2FL






Undefined Sys <-> GPU IO


KBC <-> GPU



PCH <-> GPU




Thermal IC <-> GPU



<https://vinafix.com>

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Switchable GFX LCD(1/2)		
Size	Document Number	Rev
A4	LF15V	-1
Date:	Monday, July 14, 2014	Sheet 84 of 102



<https://vinafix.com>


BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Switchable GFX LCD(2/2)		
Size A4	Document Number LF15V	Rev -1
Date: Monday, July 14, 2014	Sheet 85 of	102


H11~H13 change to when Gerber Out last version circuit

H1~H2 change to when symbol complete


Structure boss




Stand off



Vinafix.com



EMI



RF Request

